

# Denotational event structure for relaxed memory

Jade Alglave<sup>1</sup>, Simon Castellan<sup>2</sup>, Jean-Marie Madiot<sup>3</sup>

<sup>1</sup>ARM, and University College London, UK

<sup>2</sup>Imperial College London, UK

<sup>3</sup>INRIA

7th July, 2018

LOLA 2018

# Message-passing on my computer

Consider the program mp:

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

# Message-passing on my computer

Consider the program mp:

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my computer:

# Message-passing on my computer

Consider the program mp:

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my computer:

▶  $W_{\text{data}:=17}$

# Message-passing on my computer

Consider the program mp:

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my computer:

▶  $W_{\text{data}:=17} \cdot W_{\text{flag}:=1}$

# Message-passing on my computer

Consider the program mp:

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my computer:

▶  $W_{\text{data}:=17} \cdot W_{\text{flag}:=1} \cdot R_{\text{flag}=1}$

# Message-passing on my computer

Consider the program mp:

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my computer:

▶  $W_{\text{data}:=17} \cdot W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=17}$

# Message-passing on my computer

Consider the program mp:

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my computer:

- ▶  $W_{\text{data}:=17} \cdot W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=17}$
- ▶  $W_{\text{data}:=17} \cdot R_{\text{flag}=0} \cdot W_{\text{flag}:=1}$
- ▶  $R_{\text{flag}=0} \cdot W_{\text{data}:=17} \cdot W_{\text{flag}:=1}$



# Message-passing on my phone

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my **phone**:

- ▶  $W_{\text{data}:=17} \cdot W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=17}$
- ▶  $W_{\text{data}:=17} \cdot R_{\text{flag}=0} \cdot W_{\text{flag}:=1}$
- ▶  $R_{\text{flag}=0} \cdot W_{\text{data}:=17} \cdot W_{\text{flag}:=1}$

# Message-passing on my phone

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my **phone**:

- ▶  $W_{\text{data}:=17} \cdot W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=17}$
- ▶  $W_{\text{data}:=17} \cdot R_{\text{flag}=0} \cdot W_{\text{flag}:=1}$
- ▶  $R_{\text{flag}=0} \cdot W_{\text{data}:=17} \cdot W_{\text{flag}:=1}$
- ▶  $W_{\text{flag}:=1}$

# Message-passing on my phone

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my **phone**:

- ▶  $W_{\text{data}:=17} \cdot W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=17}$
- ▶  $W_{\text{data}:=17} \cdot R_{\text{flag}=0} \cdot W_{\text{flag}:=1}$
- ▶  $R_{\text{flag}=0} \cdot W_{\text{data}:=17} \cdot W_{\text{flag}:=1}$
- ▶  $W_{\text{flag}:=1} \cdot R_{\text{flag}=1}$

# Message-passing on my phone

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my **phone**:

- ▶  $W_{data:=17} \cdot W_{flag:=1} \cdot R_{flag=1} \cdot R_{data=17}$
- ▶  $W_{data:=17} \cdot R_{flag=0} \cdot W_{flag:=1}$
- ▶  $R_{flag=0} \cdot W_{data:=17} \cdot W_{flag:=1}$
- ▶  $W_{flag:=1} \cdot R_{flag=1} \cdot R_{data=0}$

# Message-passing on my phone

```
data = flag = 0
data := 17; || r ← flag;
flag := 1 || if(r == 1){v ← data}
```

Possible execution traces on my **phone**:

- ▶  $W_{data:=17} \cdot W_{flag:=1} \cdot R_{flag=1} \cdot R_{data=17}$
- ▶  $W_{data:=17} \cdot R_{flag=0} \cdot W_{flag:=1}$
- ▶  $R_{flag=0} \cdot W_{data:=17} \cdot W_{flag:=1}$
- ▶  $W_{flag:=1} \cdot R_{flag=1} \cdot R_{data=0} \cdot W_{data:=17}$

# Message-passing on my phone

$$\begin{array}{l} \text{data} = \text{flag} = 0 \\ \text{data} := 17; \quad \parallel \quad r \leftarrow \text{flag}; \\ \text{flag} := 1 \quad \parallel \quad \text{if}(r == 1)\{v \leftarrow \text{data}\} \end{array}$$

Possible execution traces on my **phone**:

- ▶  $W_{\text{data}:=17} \cdot W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=17}$
- ▶  $W_{\text{data}:=17} \cdot R_{\text{flag}=0} \cdot W_{\text{flag}:=1}$
- ▶  $R_{\text{flag}=0} \cdot W_{\text{data}:=17} \cdot W_{\text{flag}:=1}$
- ▶  $W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=0} \cdot W_{\text{data}:=17}$
- ▶  $W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot W_{\text{data}:=17} \cdot R_{\text{data}=17}$
- ▶  $W_{\text{flag}:=1} \cdot W_{\text{data}:=17} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=17}$
- ▶  $R_{\text{flag}=0} \cdot W_{\text{flag}:=1} \cdot W_{\text{data}:=17}$

A different **architecture**, much harder to reason about ...

## Structure behind traces

$$\begin{cases} W_{\text{flag}:=1} \cdot W_{\text{data}:=17} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=17} \\ W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot W_{\text{data}:=17} \cdot R_{\text{data}=17} \\ W_{\text{data}:=17} \cdot W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=17} \end{cases}$$

$$\{ W_{\text{flag}:=1} \cdot R_{\text{flag}=1} \cdot R_{\text{data}=0} \cdot W_{\text{data}:=17}$$

$$\begin{cases} R_{\text{flag}=0} \cdot W_{\text{data}:=17} \cdot W_{\text{flag}:=1} \\ W_{\text{data}:=17} \cdot R_{\text{flag}=0} \cdot W_{\text{flag}:=1} \\ R_{\text{flag}=0} \cdot W_{\text{flag}:=1} \cdot W_{\text{data}:=17} \end{cases}$$

# Structure behind traces

$$\left\{ \begin{array}{l} W_{\text{flag}}:=1 \cdot W_{\text{data}}:=17 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=17 \\ W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot W_{\text{data}}:=17 \cdot R_{\text{data}}=17 \\ W_{\text{data}}:=17 \cdot W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=17 \end{array} \right. \quad \begin{array}{cc} W_{\text{flag}}:=1 & W_{\text{data}}:=17 \\ \downarrow & \downarrow \\ R_{\text{flag}}=1 & \rightarrow R_{\text{data}}=17 \end{array}$$


$$\left\{ W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=0 \cdot W_{\text{data}}:=17 \right.$$

$$\left\{ \begin{array}{l} R_{\text{flag}}=0 \cdot W_{\text{data}}:=17 \cdot W_{\text{flag}}:=1 \\ W_{\text{data}}:=17 \cdot R_{\text{flag}}=0 \cdot W_{\text{flag}}:=1 \\ R_{\text{flag}}=0 \cdot W_{\text{flag}}:=1 \cdot W_{\text{data}}:=17 \end{array} \right.$$




# Structure behind traces

$$\left\{ \begin{array}{l} W_{\text{flag}}:=1 \cdot W_{\text{data}}:=17 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=17 \\ W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot W_{\text{data}}:=17 \cdot R_{\text{data}}=17 \\ W_{\text{data}}:=17 \cdot W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=17 \end{array} \right.$$




$$\left\{ W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=0 \cdot W_{\text{data}}:=17 \right.$$




$$\left\{ \begin{array}{l} R_{\text{flag}}=0 \cdot W_{\text{data}}:=17 \cdot W_{\text{flag}}:=1 \\ W_{\text{data}}:=17 \cdot R_{\text{flag}}=0 \cdot W_{\text{flag}}:=1 \\ R_{\text{flag}}=0 \cdot W_{\text{flag}}:=1 \cdot W_{\text{data}}:=17 \end{array} \right.$$

# Structure behind traces


$$\left\{ \begin{array}{l} W_{\text{flag}}:=1 \cdot W_{\text{data}}:=17 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=17 \\ W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot W_{\text{data}}:=17 \cdot R_{\text{data}}=17 \\ W_{\text{data}}:=17 \cdot W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=17 \end{array} \right.$$



$$\left\{ W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=0 \cdot W_{\text{data}}:=17 \right.$$




$$\left\{ \begin{array}{l} R_{\text{flag}}=0 \cdot W_{\text{data}}:=17 \cdot W_{\text{flag}}:=1 \\ W_{\text{data}}:=17 \cdot R_{\text{flag}}=0 \cdot W_{\text{flag}}:=1 \\ R_{\text{flag}}=0 \cdot W_{\text{flag}}:=1 \cdot W_{\text{data}}:=17 \end{array} \right.$$




# Structure behind traces


$$\left\{ \begin{array}{l} W_{\text{flag}}:=1 \cdot W_{\text{data}}:=17 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=17 \\ W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot W_{\text{data}}:=17 \cdot R_{\text{data}}=17 \\ W_{\text{data}}:=17 \cdot W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=17 \end{array} \right.$$



$$\left\{ W_{\text{flag}}:=1 \cdot R_{\text{flag}}=1 \cdot R_{\text{data}}=0 \cdot W_{\text{data}}:=17 \right.$$




$$\left\{ \begin{array}{l} R_{\text{flag}}=0 \cdot W_{\text{data}}:=17 \cdot W_{\text{flag}}:=1 \\ W_{\text{data}}:=17 \cdot R_{\text{flag}}=0 \cdot W_{\text{flag}}:=1 \\ R_{\text{flag}}=0 \cdot W_{\text{flag}}:=1 \cdot W_{\text{data}}:=17 \end{array} \right.$$




## Sets of partial orders and event structures

The **set of partial orders** describes the semantics of mp:




# Sets of partial orders and event structures

The **set of partial orders** describes the semantics of mp:




This set of partial orders can be summed by an **event structure**:




# Sets of partial orders and event structures

The **set of partial orders** describes the semantics of mp:



This set of partial orders can be summed by an **event structure**:



# This talk

1. **From programs to event structures:** in a denotational style.  
↪ Combine a semantics for the *threads* and for the *memory*
2. **Using the model to reason about programs**  
↪ For race-free programs, optimisations preserve behaviour.
3. **Using the model to explore the behaviour of programs**  
↪ Herd investigations: How to avoid a linear history per-variable?

## I. FROM PROGRAMS TO EVENT STRUCTURES

Modelling MiniRMO ( $\sim$  MiniARM):

### Syntax.

$$e ::= r \mid e + e \mid \dots$$
$$t ::= \text{fence}; t \mid \mathbf{x} := e; t \mid r \leftarrow \mathbf{x}; t$$
$$p ::= t \parallel \dots \parallel t$$

Two kinds of idents: thread-local **registers** and global **variables**.



# Operational semantics

Operational semantics is formulated as a LTS over the labels

$$\Sigma ::= W_{\mathbf{x}:=k} \mid R_{\mathbf{x}=k} \mid \text{fence}.$$

The states of the LST are pairs  $(\rho, \mu : \mathcal{V} \rightarrow \mathcal{N})$ .

$$\frac{\langle t @ \mu \rangle \xrightarrow{\ell} \langle t' @ \mu' \rangle \quad \ell \neq \text{fence} \quad \text{var}(\ell) \neq \mathbf{x}}{\langle \mathbf{x} := k; t @ \mu \rangle \xrightarrow{\ell} \langle \mathbf{x} := k; t' @ \mu' \rangle}$$

# Operational semantics

Operational semantics is formulated as a LTS over the labels

$$\Sigma ::= W_{\mathbf{x}:=k} \mid R_{\mathbf{x}=k} \mid \text{fence}.$$

The states of the LST are pairs  $(\rho, \mu : \mathcal{V} \rightarrow \mathcal{N})$ .

$$\frac{\langle t @ \mu \rangle \xrightarrow{\ell} \langle t' @ \mu' \rangle \quad \ell \neq \text{fence} \quad \text{var}(\ell) \neq \mathbf{x}}{\langle \mathbf{x} := k; t @ \mu \rangle \xrightarrow{\ell} \langle \mathbf{x} := k; t' @ \mu' \rangle}$$


Our goal: a mapping  $\llbracket \cdot \rrbracket$  from states to event structures s.t.:

$$(\rho, \mu) \quad \text{bisimilar to} \quad \llbracket (\rho, \mu) \rrbracket.$$

# Labeled event structures

## Definition

A ( $\Sigma$ -labeled) **event structure** is a tuple  $(E, \leq_E, \#_E, \ell : E \rightarrow \Sigma)$  where  $(E, \leq_E)$  is a partial order and  $\#_E$  is a symmetric relation on  $E$ , satisfying *finite causes* and *conflict inheritance*.



# Labeled event structures

## Definition

A ( $\Sigma$ -labeled) **event structure** is a tuple  $(E, \leq_E, \#_E, \ell : E \rightarrow \Sigma)$  where  $(E, \leq_E)$  is a partial order and  $\#_E$  is a symmetric relation on  $E$ , satisfying *finite causes* and *conflict inheritance*.



- **Configurations** are downclosed, conflict-free subsets of  $E$ .  
 $\mathcal{C}(E)$  is the set of configurations of  $E$ .

# Labeled event structures

## Definition


A ( $\Sigma$ -labeled) **event structure** is a tuple  $(E, \leq_E, \#_E, \ell : E \rightarrow \Sigma)$  where  $(E, \leq_E)$  is a partial order and  $\#_E$  is a symmetric relation on  $E$ , satisfying *finite causes* and *conflict inheritance*.



- ▶ **Configurations** are downclosed, conflict-free subsets of  $E$ .  
 $\mathcal{C}(E)$  is the set of configurations of  $E$ .
- ▶ Configurations form naturally a LTS:  $x \xrightarrow{a} y$  when  $y = x \cup \{e\}$  &  $\text{lbl}(e) = a$


# An overview of the semantics

1. **Thread semantics:** context is left open (and unknown)



2. **Final semantics:** context is assumed empty


Compute interactions with memory:



# Thread semantics

By induction on threads. For instance

$$\llbracket x := k; t \rrbracket = W_{x:=k}; \llbracket t \rrbracket$$




The partial order is given by:

$$(\leq_{\ell;E} = \leq_E \cup \{(\ell, e) \mid e \in E \mid e \text{ is a fence or an operation on } x\})$$

**Program.** No interaction:  $\llbracket t_1 \parallel \dots \parallel t_n \rrbracket = \llbracket t_1 \rrbracket \parallel \dots \parallel \llbracket t_n \rrbracket$ .

# How to interpret memory?

Memory histories (eg.  $[W_{x:=2} \cdot R_{x=2} \cdot W_{x:=3}]$ ) form an *infinite* e.s.  $C_\mu$ .






# How to interpret memory?

Memory histories (eg.  $[W_{x:=2} \cdot R_{x=2} \cdot W_{x:=3}]$ ) form an *infinite* e.s.  $C_\mu$ .

$$\begin{aligned}
 \llbracket (p, \mu) \rrbracket &= \llbracket p \rrbracket * C_\mu \\
 \begin{array}{c}
 W_{\text{flag}}:=1 \rightsquigarrow R_{\text{flag}}=0 \\
 \downarrow \qquad \qquad \downarrow \\
 W_{\text{data}}:=17 \quad R_{\text{flag}}=1 \quad W_{\text{flag}}:=1 \\
 \downarrow \quad \swarrow \quad \downarrow \\
 R_{\text{data}}=17 \quad R_{\text{data}}=0 \\
 \downarrow \\
 W_{\text{data}}:=17
 \end{array} &= \begin{pmatrix} W_{\text{data}}:=17 & W_{\text{flag}}:=1 \\ R_{\text{flag}}=0 \rightsquigarrow R_{\text{flag}}=1 & \\ R_{\text{data}}=0 \rightsquigarrow R_{\text{data}}=1 & \end{pmatrix} * \begin{pmatrix} W_{\text{flag}}:=1 \rightsquigarrow R_{\text{flag}}=0 \\ \downarrow \qquad \qquad \downarrow \\ R_{\text{flag}}=1 \qquad \qquad W_{\text{flag}}:=1 \\ \\ W_{\text{data}}:=17 \rightsquigarrow R_{\text{data}}=0 \\ \downarrow \qquad \qquad \downarrow \\ R_{\text{data}}=17 \qquad \qquad W_{\text{data}}:=17 \end{pmatrix}
 \end{aligned}$$

The product is obtained by a coreflection:




# How to interpret memory?

Memory histories (eg.  $[W_{x:=2} \cdot R_{x=2} \cdot W_{x:=3}]$ ) form an *infinite* e.s.  $C_\mu$ .

$$\begin{aligned}
 \llbracket (p, \mu) \rrbracket &= \llbracket p \rrbracket * C_\mu \\
 \begin{array}{c}
 W_{\text{flag}}:=1 \rightsquigarrow R_{\text{flag}}=0 \\
 \downarrow \qquad \qquad \downarrow \\
 W_{\text{data}}:=17 \quad R_{\text{flag}}=1 \quad W_{\text{flag}}:=1 \\
 \downarrow \quad \downarrow \quad \downarrow \\
 R_{\text{data}}=17 \quad R_{\text{data}}=0 \\
 \downarrow \\
 W_{\text{data}}:=17
 \end{array} &= \begin{pmatrix} W_{\text{data}}:=17 & W_{\text{flag}}:=1 \\ R_{\text{flag}}=0 \rightsquigarrow R_{\text{flag}}=1 \\ R_{\text{data}}=0 \rightsquigarrow R_{\text{data}}=1 \end{pmatrix} * \begin{pmatrix} W_{\text{flag}}:=1 \rightsquigarrow R_{\text{flag}}=0 \\ R_{\text{flag}}=1 & W_{\text{flag}}:=1 \\ W_{\text{data}}:=17 \rightsquigarrow R_{\text{data}}=0 \\ R_{\text{data}}=17 & W_{\text{data}}:=17 \end{pmatrix}
 \end{aligned}$$

The product is obtained by a coreflection:



## REASONING WITH THE MODEL

**Sequential consistency:** the standard model for shared memory.

Via the same technique, we can build  $\llbracket (p, \mu) \rrbracket_{sc}$  (no reordering).

$\rightsquigarrow$  Can we relate  $\llbracket (p, \mu) \rrbracket_{\text{MiniRMO}}$  and  $\llbracket (p, \mu) \rrbracket_{sc}$  if  $p$  is well-bahved?

## Races and sizes

A race: two co-located concurrent accesses (among which a write).

```
data := 0xdeadbeef || r ← data  
                  || assert (data ∈ {0, 0xdeadbeef})
```

If `data` is two words, we might see: `data = 0xdead0000`.

## Races and sizes

A race: two co-located concurrent accesses (among which a write).

$$\text{data} := \text{0xdeadbeef} \parallel \begin{array}{l} r \leftarrow \text{data} \\ \text{assert} (\text{data} \in \{0, \text{0xdeadbeef}\}) \end{array}$$

If `data` is two words, we might see: `data = 0xdead0000`.

But, mp should be ok:

$$\begin{array}{l} \text{data} := 17; \\ \text{flag} := 1 \end{array} \parallel \begin{array}{l} r \leftarrow \text{flag}; \\ \text{if}(r == 1)\{v \leftarrow \text{data}\} \end{array}$$

To model this, we split variables into two groups:

**atomic** and **non-atomic**.

↪ Races on atomic variables are ok (necessary for eg. locks).

↪ Atomic variables should have release/acquire semantics.

## Race-free programs

### Definition

A **race** of a program  $p$  is a trace  $w \in (\mathbb{N} \times \Sigma)^*$  of the form:

$$w = \dots \cdot (i, R_{\mathbf{x}=k}) \cdot (j, W_{\mathbf{x}:=k'})$$

with  $i \neq j$  and  $\mathbf{x}$  is non-atomic.

### Definition

A program is **race-free** when none of its traces *on SC* are races.

# Race-free programs

## Definition

A **race** of a program  $p$  is a trace  $w \in (\mathbb{N} \times \Sigma)^*$  of the form:

$$w = \dots \cdot (i, R_{x=k}) \cdot (j, W_{x:=k'})$$

with  $i \neq j$  and  $x$  is non-atomic.

## Definition

A program is **race-free** when none of its traces on  $SC$  are races.

## Theorem (Strong Data Racefreedom (DRF))

For a race-free program  $p$ ,

$$\llbracket p \rrbracket_{SC} \text{ weakly bisimilar to } \llbracket p \rrbracket_{\text{MiniRM0}}.$$

(Where operations on small variables are considered internal.)

## Proof.

By studying properties of the simulation  $\llbracket p \rrbracket_{SC} \rightarrow \llbracket p \rrbracket_{\text{MiniRM0}}$ .

## SMALLER MEMORY MODELS?



# Not seen, not caught!

We choose a *particular* memory implementation,  $C_\mu$ .

$$x := 1 \parallel x := 2$$


$$\begin{array}{ccc} W_{x:=1} & \sim & W_{x:=2} \\ \downarrow & & \downarrow \\ W_{x:=2} & & W_{x:=1} \end{array}$$

$\llbracket p \rrbracket$


However no one is observing the order between the writes...

$\rightsquigarrow$  Can we change to have a less sequentializing implementation?


# When do we need to sequentialize?




# When do we need to sequentialize?




# When do we need to sequentialize?




# When do we need to sequentialize?




# When do we need to sequentialize?



We find a notion of **lazily consistent partial-ordered** history:



**not** consistent



consistent

## Theorem (Weaker correctness)

*Any trace of a lazy consistent history can be reordered without permuting writes on the same variable to a consistent trace.*

$\rightsquigarrow \text{MemStates}(\llbracket p \rrbracket^{\text{lazy}}) = \text{MemStates}(p).$

## A demo

$$P = x := 1 \parallel x := 3$$

$$Q = x := 1 \parallel x := 3 \parallel \begin{array}{l} r \leftarrow x \\ s \leftarrow x \end{array}$$

### **Related work.**

- ▶ Brookes & Kavanagh's model of TSO with pomsets.
- ▶ Pichon & Sewell's operational semantics on event structures
- ▶ Jeffrey & Riely's axiomatic model using event structures

### **Extensions.** Extend this to:

- ▶ Real ARM, Linux-C, etc.
- ▶ More complicated C11 models.